STM32G491CET6

STMicroelectronics
511-STM32G491CET6
STM32G491CET6

Mfr.:

Description:
ARM Microcontrollers - MCU Mainstream Arm Cortex-M4+ MCU 170MHz with 512Kbytes of Flash memory

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2,231

Stock:
2,231 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:

Pricing (USD)

Qty. Unit Price
Ext. Price
$7.04 $7.04
$5.43 $54.30
$5.04 $126.00
$4.59 $459.00
$4.38 $1,095.00
$4.26 $2,130.00
$4.14 $4,140.00
$4.04 $6,060.00
4,500 Quote

Product Attribute Attribute Value Select Attribute
STMicroelectronics
Product Category: ARM Microcontrollers - MCU
RoHS:  
STM32G4
SMD/SMT
LQFP-48
ARM Cortex M4
512 kB
32 bit
4 x 12 bit
170 MHz
38 I/O
112 kB
1.71 V
3.6 V
- 40 C
+ 85 C
Tray
Brand: STMicroelectronics
DAC Resolution: 12 bit
Interface Type: I2C, SPI, UART, USB
Moisture Sensitive: Yes
Product: MCUs
Product Type: ARM Microcontrollers - MCU
Program Memory Type: Flash
Factory Pack Quantity: 1500
Subcategory: Microcontrollers - MCU
Tradename: STM32
Unit Weight: 180 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

CNHTS:
8542319092
CAHTS:
8542310000
USHTS:
8542310025
TARIC:
8542319000
ECCN:
3A991.a.2

STM32G4 Mixed-Signal Microcontrollers (MCUs)

STMicroelectronics STM32G4 Mixed-Signal Microcontrollers (MCUs) combines a 32-bit Arm® Cortex®-M4 core (with FPU and DSP instructions) running at 170MHz. This is also combined with 3 different hardware accelerators: ART Accelerator™, CCM-SRAM routine booster, and mathematical accelerators. A flexible interconnect matrix allows autonomous communication between peripherals and saves CPU resources and power consumption. A high degree of compatibility with the STM32F3 Series guarantees outstanding efficiency when designing derivatives of applications at different performance levels.