FPC401RHUR

Texas Instruments
595-FPC401RHUR
FPC401RHUR

Mfr.:

Description:
Interface - Specialised Quad Port Controller 56-WQFN -40 to 85 A A 595-FPC401RHUT

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
18 Weeks Estimated factory production time.
Minimum: 2000   Multiples: 2000
Unit Price:
$-.--
Ext. Price:
$-.--
Est. Tariff:
This Product Ships FREE

Pricing (USD)

Qty. Unit Price
Ext. Price
Full Reel (Order in multiples of 2000)
$4.51 $9,020.00

Alternative Packaging

Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
$9.15
Min:
1

Similar Product

Texas Instruments FPC401RHUT
Texas Instruments
Interface - Specialised A 595-FPC401RHUR A 595-FPC401RHUR

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Interface - Specialised
RoHS:  
Aggregators
- 40 C
+ 85 C
SMD/SMT
WQFN-56
Brand: Texas Instruments
Moisture Sensitive: Yes
Packaging: Reel
Product: Controllers
Product Type: Interface - Specialized
Series: FPC401
Factory Pack Quantity: 2000
Subcategory: Interface ICs
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

CNHTS:
8542390000
CAHTS:
8542390000
USHTS:
8542390090
TARIC:
8542399000
MXHTS:
8542399901
ECCN:
EAR99

FPC401 Quad Port Controller

Texas Instruments FPC401 Quad Port Controller serves as a low-speed signal aggregator for common port types such as SFP+, QSFP+, and SAS. The FPC401 aggregates all low-speed control and I2C signals across four ports and presents a single easy-to-use management interface to the host (I2C or SPI). Multiple FPC401s can be used in high-port-count applications with one common control interface to the host. The FPC401 is designed to allow placement on the bottom side of the PCB, underneath the press fit connector, to simplify routing. This localized control of the ports’ low-speed signals cuts system BOM cost by enabling the use of smaller IO count control devices (FPGAs, CPLDs, MCUs) and by reducing routing layer congestion.