W66CQ2NQUAFJ

Name: Winbond W66CQ2NQUAFJ
Brand: Winbond
SKU: 454-W66CQ2NQUAFJ
Price: 43.16 USD
Availability: InStock

Images are for reference only
See Product Specifications

Mouser No:

454-W66CQ2NQUAFJ

Mfr. No:

W66CQ2NQUAFJ

Mfr.:

Winbond

Description:

DRAM 4Gb LPDDR4X, DDP, x32, 1600MHz, -40C-105C

Lifecycle:

End of Life:

Scheduled for obsolescence and will be discontinued by the manufacturer.

Datasheet:

W66CQ2NQUAFJ Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	Winbond
Product Category:	DRAM
RoHS:
Type:	SDRAM - LPDDR4X
Memory Size:	4 Gbit
Data Bus Width:	32 bit
Maximum Clock Frequency:	1.6 GHz
Package/Case:	WFBGA-200
Organisation:	128 M x 32
Supply Voltage - Min:	1.06 V
Supply Voltage - Max:	1.95 V
Minimum Operating Temperature:	- 40 C
Maximum Operating Temperature:	+ 105 C
Packaging:	Tray
Brand:	Winbond
Moisture Sensitive:	Yes
Mounting Style:	SMD/SMT
Product Type:	DRAM
Factory Pack Quantity:	144
Subcategory:	Memory & Data Storage

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

                        
The factory is currently not accepting orders for this product.

Filter Document:

Datasheet

W66CQ2NQUAFJ Datasheet (PDF)

PCN

Compliance Codes

CNHTS:: 8542329010
CAHTS:: 8542320020
USHTS:: 8542320036
MXHTS:: 8542320299
ECCN:: EAR99

Origin Classifications

Country of Origin:: Taiwan
Assembly Country of Origin:: Not available
Country of Diffusion:: Not available

The country is subject to change at the time of shipment.

W66BP6NB/W66CP2NQ SDRAM LPDDR4

Winbond W66BP6NB/W66CP2NQ SDRAM LPDDR4 offers a Single-Die-Package (SDP) or Dual-Die-Package (DDP) and a 2 or 4 clocks architecture on the Command/Address (CA) bus. The LPDDR4 utilizes the 2 or 4 clocks architecture on the CA bus to reduce the number of input pins in the system. The 6-bit CA bus contains the command, address, and bank information. Each command uses a 1, 2, or 4 clock cycle, during which command information is transferred on the positive edge of the clock.