It appears you have JavaScript disabled within your browser. Some functions on this page will not work unless you log in.

See an Error?

PT4080LRS

Name: Astera Labs PT4080LRS
Brand: Astera Labs
SKU: 390-PT4080LRS
Price: 42.66 USD
Availability: OutOfStock

Images are for reference only
See Product Specifications

Mouser No:

390-PT4080LRS

Mfr. No:

PT4080LRS

Mfr.:

Astera Labs

Description:

Interface - Signal Buffers, Repeaters Aries-4 x8, PCIe, Retimer, Gen 4, 8 lanes, Small Pack

Datasheet:

PT4080LRS Datasheet (PDF)

ECAD Model:

Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

More Information

Learn more about Astera Labs PT4080LRS

.hidden-for-nojs { display: none; } .pull-right-nojs { justify-content: flex-end; }

Product Attribute	Attribute Value	Select Attribute
Manufacturer:	Astera Labs
Product Category:	Interface - Signal Buffers, Repeaters
RoHS:
Product:	Retimers
Interface Type:	PCIe
Mounting Style:	SMD/SMT
Package/Case:	FC-CSP-332
Packaging:	Tray
Brand:	Astera Labs
Moisture Sensitive:	Yes
Product Type:	Signal Buffers, Repeaters
Series:	Aries
Factory Pack Quantity:	90
Subcategory:	Interface ICs
Tradename:	ASTERA LABS
Type:	PCI-Express 4.0

Products found:

To show similar products, select at least one checkbox

Select at least one checkbox above to show similar products in this category.

Attributes selected: 0

Filter Document:

Datasheet

PT4080LRS Datasheet (PDF)

Compliance Codes

USHTS:: 8542390070
MXHTS:: 8542399999
ECCN:: EAR99

Origin Classifications

Country of Origin:: Korea, Republic of
Assembly Country of Origin:: Not available
Country of Diffusion:: Not available

The country is subject to change at the time of shipment.

PT4080L PCI Express® Gen-4 x8 Smart Retimer

Astera Labs PT4080L PCI Express® Gen-4 x8 Smart Retimer is designed to integrate a Root Complex and End Point(s) extending the reach by >28dB at 16 GT/s. The PT4080L is compliant to all PCIe 4.0 rates and Retimer functional requirements. The device enables more system topologies and lowers total solution cost while minimizing implementation overhead and Bill of Materials (BoM).